



## Spring 2017 – Class Schedule      Electrical & Computer Engineering

Timing	Monday	Tuesday	Wednesday	Thursday	Friday	Saturday
<b>6:00pm 7:30pm</b>	Parallel and Distributed Computing (CE-Dig. Design & Arch.)	--	Parallel and Distributed Computing (CE-Dig. Design & Arch.)	Digital Processing of Speech Signals (EE-Signal Processing)	Data Mining (CE-Dig. Design & Arch.)	Linear Systems & Controls (EE-Control)
<b>Classroom</b>	<b>F-03</b>	<b>-</b>	<b>F-03</b>	<b>F-03</b>	<b>B-03</b>	<b>F-03</b>
<b>7:30pm 9:00pm</b>	Digital Processing of Speech Signals (EE-Signal Processing)	Optimization Techniques (Mino-/Mathematics)	--	Optimization Techniques (Minor-Mathematics)	Data Mining (CE-Dig. Design & Arch.)	Linear Systems & Controls (EE-Control)
<b>Classroom</b>	<b>F-03</b>	<b>F-03</b>	<b>-</b>	<b>F-03</b>	<b>B-03</b>	<b>F-03</b>

Timing	Monday	Tuesday	Wednesday	Thursday	Friday	Saturday
<b>6:00pm 7:30pm</b>	Power Systems Engineering (EE-Electrical Energy)	Cryptography & Network Security (CE-Information Security/CE-Networks)	Power Systems Engineering (EE-Electrical Energy)	Cryptography & Network Security (CE-Information Security/CE-Networks)	Adhoc & Sensor Networks (CE-Networks)	--
<b>Classroom</b>	<b>F-02</b>	<b>F-02</b>	<b>F-02</b>	<b>F-02</b>	<b>F-02</b>	<b>-</b>
<b>7:30pm 9:00pm</b>	--	Real Time Embedded Systems (CE-Dig. Design & Arch.)	--	Real Time Embedded Systems (CE/Dig. Design & Arch.)	Adhoc & Sensor Networks (CE-Networks)	--
<b>Classroom</b>	<b>-</b>	<b>F-02</b>	<b>-</b>	<b>F-02</b>	<b>F-02</b>	<b>-</b>

Timing	Monday	Tuesday	Wednesday	Thursday	Friday	Saturday
<b>6:00pm 7:30pm</b>	Advanced Digital Signal Processing (EE/Signal Processing)	--	Advanced Digital Signal Processing (EE-Signal Processing)	--	--	--
<b>Classroom</b>	<b>B-02</b>	<b>-</b>	<b>B-02</b>	<b>-</b>	<b>-</b>	<b>-</b>
<b>7:30pm 9:00pm</b>	--	--	--	--	--	--
<b>Classroom</b>	<b>-</b>	<b>-</b>	<b>-</b>	<b>-</b>	<b>-</b>	<b>-</b>

1. The course schedule is subject to change at any time without any prior notice by the CASE Management.
2. CASE has the right to cancel any course if the number of registration falls below a pre-established level.
3. Students are not allowed to register for courses with conflicting schedules.
4. PhD Students are not allowed to register the course of Real Time Embedded Systems.

**Center for Advanced Studies in Engineering (CASE)**

Sir Syed Memorial Building, 19 Ataturk Avenue, G-5/1 Islamabad Tel: 051 8432273 (Ext: 306), Website: [www.case.edu.pk](http://www.case.edu.pk), ECE Department Email: [pc-ece@case.edu.pk](mailto:pc-ece@case.edu.pk)